Speculative Precomputation on Intel Architectures*

Steve Liao, Dongkeun Kim, Perry Wang, Xinmin Tian, Hong Wang, Gerolf Hoflehner, Dan Lavery, Milind Girkar, John Shen

> shih-wei.liao@intel.com September 27, 2003

PACT Tutorial on Architecture & Compiler Support for Speculative Precomputation

* Disclaimer: This research work done in MRL does not represent any future products.

Microprocessor Research Labs

Outline

Scope: Target data prefetching on Intel® architectures

∠No branch precomputation etc.

∠ Part I. Binary-level tool on research Itanium® processors

∠Chaining Speculative Precomputation (SP):

∠ Helps in-order Itanium processors


Experiments on Simultaneous Multithreading (SMT) Itanium processors

∠ Part II. Source-level tool on IA-32

Helper threads on Processors with Hyper-Threading Technology (HT Technology)

Constructing helper threads

«Experiments on Pentium® 4 processors with HT Technology




Scope: Data Prefetching Threads

Improve data latency of single-threaded codes using multithreading:

Subse additional thread to prefetch for the main thread

Subse program itself as predictor, instead of address pattern predictor



Part I. Binary-Level tool on Itanium

Software-based approach: (Cf. Dynamic SP)

Modest hardware support = SMT with few changes

Extend Itanium processors to SMT

- 4 thread contexts
- 8 cycles to activate a thread
- Subse off-line profiling to identify prefetching opportunities


No special hardware for register copying from main to helper

- Rely on software to find live-ins & generate copying code

Key: Tool to construct effective helpers

Efficient helper: essential for performance


Binary-Level Tool



Adapted binary with triggers+slices



Basic SP: 1 helper thread does it all







Chaining SP: Addressing In-Order Itanium

Construct a doacross prefetching loop: Key in finding a p-slice that yields enough prefetch distance

- +: long-range prefetching
- +: helper threads progressing without hurting main thread



Chaining SP? Itanium Can Keep Prefetching (Cf. Basic SP)



Microprocessor Research Labs


Chaining SP: Construct doacross loop

E Delay-Minimization for Chaining SP is an NP-complete problem


≥ ≤ ≥-phase algorithm:

- Dependence-Graph partitioning using strongly connected components (SCC)
 - SCC-partitioning tightens cycles on the dependence graph!

Scheduling an acyclic graph



Critical Slice in Doacross Loop



For in-order processors such as current Itanium, if the load ("B:" above) misses, the machine stalls at "C:"


Scheduling should push computation into non-critical sub-slices as much as possible. Achieved by:

∠ Delay minimization via SCC-partitioning

Dependence reductions



In-order & Out-of-order (OOO) Research Itanium Processor



- **Modest hardware support: SMT with slight changes**
 - ✓ Thread-spawning: use existing light-weight mis-speculation recovery mechinism at user-level. (*chk*)
 - ∠ Live-in copy: use on-chip memory buffer for Register Stack Engine.



Modeled Itanium Details

threading	SMT processor with 4 threads
pipelining	In-order: 12-stage. OOO: 16-stage
fetch,issue/cycle	2 bundles from 1 thread or 1 bundle each from 2 threads
window	In-order: 16-bundle expansion queue/thread. OOO: 255-entry reorder buffer/thread. 18-entry reservation station
registers/thread	128 integer, 128 FP, 64 predicates, 128 control, 8 branch
cache	L1: 16KB I- & 16KB D-cache. 4-way. 2-cycle latency L2: 256KB. 4-way. 14-cycle latency L3: 3MB. 12-way. 30-cycle latency
Memory	230-cycle latency. TLB miss penalty: 30-cycle

For research, use higher memory latencies than current Itanium 2 processors

Slice Characteristics for 7 Pointer-Intensive Programs

benchmark	slices (#)	average size	average # live-in	rely on
em3d	8	10.3	2.8	chaining
health	2	9.0	3.5	chaining
mst	4	28.3	4.8	chaining
treeadd.df	3	11.3	3.0	basic
treeadd.bf	2	12.5	4.5	chaining
mcf	5	14.0	4.4	chaining
vpr	6	13.5	4.0	chaining

Several static slices cover delinquent loads.


Slices are not big. #live-ins are not many.

- ✓ Chaining SP is profitable when:
 - non-critical sub-slice is large, or
 - trip count is large, or
 - thread spawning overhead is small

Source: Liao, PLDI'02

Microprocessor Research Labs

Speedup on in-order & OOO models




- SSP: Our Software-based SP
- Baseline: In-order processor without SSP
- On in-order: SSP improves 87%.
- On OOO: SSP improves 5%

Source: Liao, PLDI'02



Cache Latency Reduction Analysis



- ∠ Long-range prefetching ∠ SSP reduces L3 misses
- Solution OCO, SSP reduces L3 misses for all 7 programs. but only 3 programs achieve speedups using SSP

 - Need to apply SSP judiciously on OOO (OOO already covers L1 misses)

Source: Liao, PLDI'02



Summary of Part I

Minimal hardware changes: Use Software Tool instead

- For 7 pointer-intensive programs, several static slices cover many delinquent loads.
- Even with conservative HW, SSP achieves 87% speedup on in-order processor. But 5% speedup on OOO.

SSP & OOO need to be complementary to deliver performance: SSP targets long-range L3 misses without polluting L1.

- Motivated by this work, we applied SP to Pentium 4 Processors with HT Technology
 - ? Part II of this talk



Source-level Tool ("AutoHelper") on IA-32


Motivation for AutoHelper study on IA-32

Arrival of Pentium 4 Processors with HT Technology

- ? Evaluate simulator-based ideas
- *⊯*If manually constructing helper thread's code:

*⊯*Error-prone

Not providing systematic study or insight on HT Technology



Part II Outline

Helper thread on processor with HT Technology

Exploit the extra logical processor on a processor with HT Technology

Hide latency for single-threaded codes via memorylevel parallelism

AutoHelper: a tool designed to exploit the above

Case Studies

Summary


Intel Hyper-Threading Technology Architecture

SMT: Executes two tasks simultaneously

∠Two different applications

CPU maintains architecture state for two processors

Two logical processors per physical processor



Source: Intel Technology Journal'02



Hardware Management in Processors with HT Technology


Shared	L1 D-Cache, L2 Cache, Trace Cache, Execution Units, Microcode ROM, Instruction Fetch Logic, IA-32 Instruction Decode, Global History Array, Allocator, DTLB Instruction Scheduler, Uop Retirement Logic
Replicated	Per-CPU architecture state (Instruction Pointers), renaming logic, some smaller resources (ITLB, Streaming Buffers, Return Stack Buffer, Branch History Buffer)
Partitioned	Uop Queue, Memory Instruction Queue, Re-Order Buffer, General Instruction Queue, Load/Store buffers

Cache is shared & some other resources are partitioned? our approach is to run two cooperative threads (Main+Helper) of same application

Source: Intel Technology Journal'02




Software Architecture of Intel Compiler





AutoHelper Tool





Pass 1: VTune analyzer-based Delinquent Load Identification

- 1. Run Intel VTune analyzer on a binary to collect cache-miss & clock-tick profiles.
 - ✓ Just need standard line# info in the binary.
 - ✓ Application can be an optimized binary
 - ✓ No special instrumentation pass needed.
- 2. Compiler reads in VTune analyzer *tb5* samples & correlate them back to Intel Compiler's IR
 - Sorrelate using line#
- 3. Top loads with many clock ticks = Delinquent



Pass 2: Analysis for A Given Load

- 1. Select a loop for precomputation
 - On real machines, cost of thread activation/deactivation > 1k cycles
 - ? Should go for outer loop
 - On HT, some resources are shared/partitioned
 ? Find loop with *min resource requirement & min #live-in* ? Should go for inner loop with few live-ins & deactivate helper thread at end of loop to relinquish resource
 - Solution Our algorithm: bottom-up traversal of loop graph
 - Solution Greedy algorithm: Traversal ends when current loop is reasonably large & its outer loop doesn't improve on the issues above
- 2. Use Basic SP for slicing within selected loop
 - Slicing is precise enough: Use memory disambiguation module in Intel compiler [Lavery & Ghiya. PLDI'01]



Pass 3: Codegen for Helper Threads

- Since a processor with HT Technology has 2 logical processors:
 - Create 1 helper thread in the beginning of execution
 - Activate/deactivate helper when entering/exiting a target loop

- Build Thread Graph to map slice to multiple-entry threading [Tian et al. ITJ'02]
 - No conventional outlining
- **Live-ins: Generate code for capture-private**

Experimental Environment

CPU	2.66 GHz Intel Pentium 4 Processor
L1 Trace Cache	12K micro-ops, 8-way set associative 6 micro-ops per line
L1 Data Cache	16KB, 4-way set associative, 64-byte line, 2-cycle Int access, 4-cycle FP access, write through
L2 Unified Cache	512KB, 8-way set associative, 64-byte line, 7-cycle access
DTLB	64 entries, fully associative, map a 4KB-page
Load buffers	48 entries
Store buffers	24 entries
ROB	128 entries
OS	Windows® XP Professional, Service Pack 1

Case Study: MST

	Tune(TM) Per	Tormance	- Anatyz		_					_			_		
Eile	e <u>E</u> dit <u>V</u> iew <u>A</u> c	tivity <u>⊂</u> onf	igure <u>W</u> ir	ndow <u>H</u> elp)	1.11							1	1	
) ľà	n 🗳 🔁 🖻	📾 🕹 🕹	er Cr	°e ⊠	₽⇒ <₽		st (Sampling)			- >	■ × 4	ን 💊 🛛 🕷	Â.	প্র	%
- S ⊮ S	ampling Threa	ads - [NO _.	_HELPER	t - Mon S	ep 22 2	2:55:46 20	03]								
1	1 🖤 🖲			⊞ 🕷	?	Process	🔄 Thread	👼 Module 🛛 🔊	Hotspot	Source	e			-	
۲e	Thread		Events												
Selected Items															
Select															
	N .0. 10														
	thread1		-												
			.0#0	10.00	3	0.00	30.00	40.00 \$0	.00	60.00	70.00	80.00	3	<u>ю.00</u>	100
l i	\Xi Legend		p											_	
			Ev				Activity ID			ter Value	Total Samples				
				tructions Ro d Level Cad		Misses	142 142	0.00000001000x 0.00000100000x	71079 1742		15459 15474	4.092 4.092	1198 512	14261 14962	9/22/: 9/22/:
	<]			1.0				_	>
	ms, 4 events, 1 it			6 7	2 22.4		1			1 Process	s j				
	ampling Thre	aus - Liill	LP LR - M	on sep z	22 22.47	.32 2003]								ا ^ر ا	
	. ⊛=5 enu. ~			-		_			1						
	1 🖼 🖤 🧉	Q 4		≡ *)	2	Process	🔁 Thread	🚳 Module 🍯] Hotspot	🔁 Sourc	ce				
Items	Thread			Image: Second secon	?	Process	Thread	🐻 Module 🟺	l Hotspot	🔁 Sourc	ce				
ected Items		2, 9, 1				Process	Thread	ැති Module 👼	Hotspot	Source	ce				
Selected Items		2, Q, <u>r</u>			?]	Process	Thread	资 Module 두	Hotspot	Source	ce				
Selected Items	Thread	2, Q, I				Process	물 Thread	🚳 Module 두	Hotspot	Source	ce				
Selected Items	Thread	2 9 4				Process	ਤੂ Thread	👼 Module 두	Hotspot	E Souro	ce				
Selected Items	Thread					Process	<u> </u> Thread	o Module	Hotspot	E Sourd	ce				
Selected Items	Thread thread2					Process	Thread	Todule 5	Hotspot	Source					
Selected Items	Thread					Process	Thread	Module 🥃	Hotspot	Source					
Selected Items	Thread thread2					Process	Thread	Module 🥃	Hotspot	Source					
Selected Items	Thread thread2					Process	30.00		Hotspot	E Source 60.00	70.00	80.00		90.00	100
Selected Items	Thread thread2		Events	T								80.00		90.00	100
Selected Items	Thread thread2		Events Events	₹	2		30.00	40.00 5 Scale	0.00 Sample Af	60.00	70.00	Duration (s)	Ring 0	Ring 3	Start Tir 🔨
Selected thems	Thread thread2		Events Events	₹	etired	0.00	30.00	40.00 5	0.00 Sample Aff 102464	60.00	70.00			Ring 3	Start Tir A 9/22/21 9/22/21
	Thread thread2		Events Events 000	T T 10.00	etired	0.00	30.00 Activity ID 136	40.00 5 Scale 0.0000001000×	0.00 Sample Aff 102464	60.00	70.00 Total Samples 12010 11932	Duration (s) 3.170	Ring 0	Ring 3 11318	Start Tii 🔨 9/22/21
2 ite	Thread thread2 thread1	em(s) select	Events Events	T 10.00	etired	0.00 Misses	30.00 Activity ID 136 136	40.00 5 Scale 0.0000001000×	0.00 Sample Af 102464 2227	60.00 iter Value	70.00 Total Samples 12010 11932	Duration (s) 3.170 3.170	Ring 0 692 309	Ring 3 11318 11623	Start Tii 9/22/2 9/22/2

Case Study: MST Application in Olden Benchmark Suite

- As shown, helper thread executes 10% of instructions but covers ~60% cache misses.
 7.9% speedup
 - Thread activation/deactivation mechanism: prototype hardware-based

Key to have this light-weight mechanism

If using heavier-weight Windows API (SetEvent & WaitForSingleObject), only 5.7% speedup

Source: Microprocessor Research Labs



Case Study: MCF Application in SPEC CINT2000 Suite

Helper thread covers ~50% of cache misses

- ? 8.5% speedup
 - Thread activation/deactivation mechanism: prototype hardware-based
 - Synchronize with main thread every fixed number of iterations: Prototype hardware-based mechanism

Key to have this light-weight mechanism

∠If use heavier-weight synchronization, only 2.7% speedup

Source: Microprocessor Research Labs



Summary of Part II

Can systematically generate helper threads to cover cache misses & get speedups on HT

Possible future directions:

Should have lighter-weight thread activation/ deactivation? Better speedups

Deactivation relinquishes resources to main thread on Hyper-Threading processors

Can deactivate helpers aggressively & dynamically, because helper threads do not modify architectural states

Improve compiler to construct optimized helpers that consume less computation resource on HT

